Show simple item record

Title

Reconfigurable dynamical logic gate with linear core

dc.contributor.authorCampos Cantón, Eric
dc.contributor.authorCampos Cantón, Isaac
dc.contributor.authorRosu Barbus, Haret-Codratian
dc.date.accessioned2018-06-08T23:34:40Z
dc.date.available2018-06-08T23:34:40Z
dc.date.issued2008-10
dc.identifier.urihttp://hdl.handle.net/11627/3959
dc.description.abstract"A dynamically reconfigurable linear core logic gate is a device that allows logical outputs dependent upon configurable parameters set within device. The device is comprised of three blocks: The first block receives at least one input signal and determines whether the signal o signals are low or high in comparison with a threshold reference signal. The second block sums the logic signals of the first block with an offset signal. The third block determines if the sum realized in the second block is a low or high by checking whether the sum falls within a predetermined interval."
dc.rightsAttribution-NonCommercial-NoDerivatives 4.0 Internacional
dc.rights.urihttp://creativecommons.org/licenses/by-nc-nd/4.0/
dc.subjectH03K19/173
dc.subjectH03K19/1733
dc.subjectH03K25/04
dc.subject.classificationMATEMÁTICAS
dc.titleReconfigurable dynamical logic gate with linear core
dc.typepatente
dc.rights.accessAcceso Abierto


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record

Attribution-NonCommercial-NoDerivatives 4.0 Internacional
Except where otherwise noted, this item's license is described as Attribution-NonCommercial-NoDerivatives 4.0 Internacional